

Single Phase Fifteen Level Inverter using Seven Switches towards THD Reduction

L. Vijay Anand¹, S.Vijayanand², E. Immanuelbright³

^{1,2,3}Erode Sengunthar Engineering College, Erode, Tamilnadu, India-538057

Email address: ¹vijay.21a@gmail.com, ²svijayanandme@gmail.com, ³bright.eib@gmail.com

Abstract— This paper proposes a single-phase fifteen-level inverter using seven switches, with a novel pulse width-modulated (PWM) control scheme. The Proposed multilevel inverter output voltage level increasing by using less number of switches driven by the multicarrier modulation techniques. The inverter is capable of producing fifteen levels of output-voltage (V_{dc} , $6V_{dc}/7$, $5V_{dc}/7$, $4V_{dc}/7$, $3V_{dc}/7$, $2V_{dc}/7$, $V_{dc}/7, 0$, $-V_{dc}/7$, $-2V_{dc}/7$, $-3V_{dc}/7$, $-4V_{dc}/7$, $-5V_{dc}/7$, $-6V_{dc}/7$, $-V_{dc}$) from the dc supply voltage. A digital multi carrier PWM algorithm was implemented in a Spartan 3E FPGA. The proposed system was verified through simulation and implemented in a prototype.

Keywords— Multilevel inverter; multi carrier modulation system; pulse width-modulation (PWM); total harmonic distortion (THD).

I. INTRODUCTION

Multilevel inverters are promising; they have nearly sinusoidal output-voltage waveforms, Output current with better harmonic profile, less stressing of electronic components owing to decreased voltages, switching losses that are lower than those of conventional two-level inverters, a smaller filter size, and lower EMI, all of which make them cheaper, lighter, and more compact. Various topologies for multilevel inverters have been proposed over the years. Common ones are diode-clamped, flying capacitor or multi cell, cascaded H-bridge, and modified H-bridge multilevel. This paper recounts the development of one novel modified H-bridge single-phase multilevel inverter that has one diode embedded bidirectional switches and a novel pulse width modulated (PWM) technique.

II. MULTILEVEL INVERTER

Multilevel inverter is the generation of high voltage using lower voltage rating devices connected in series. Also it has the potential to get a high quality output voltage by producing multi output voltage levels. However it increases the number of switching devices and other components, which result in an increase of complexity problems and systems cost. Many multilevel inverter configurations have been researched to get a sinusoidal like output voltage wave with minimum circuit components. A multilevel inverter has several advantages over a conventional two level converter that uses high switching frequency pulse width modulation (PWM). The nice features of a multi level inverter can be briefly summarized as follows. Staircase waveform quality: Multilevel inverters not only can generate the output voltages with low distortion, but also can reduce the dv/dt stresses; therefore electromagnetic compatibility (EMC) problems can be reduced. Common mode voltage: Multilevel inverters produce small CM voltage, therefore the stress in the bearings of a motor connected to a multilevel motor drive can be reduced. Furthermore CM voltages can be eliminated by using advanced modulation technique. Input current: Multilevel inverters can draw input current with low distortion. Switching frequency: Multilevel

inverters can operate at both fundamental frequency and high switching frequency PWM. It should be noted that lower switching frequency means lower switching loss and higher efficiency. There are several multilevel converters are commercialized for high power applications such as Flexible AC transmission systems (FACTS) Controllers, HVDC, Train Traction, Automotive applications, renewable energy power conversion and transmission etc.

III. PROPOSED MULTILEVEL INVERTER TOPOLOGY

The proposed single-phase fifteen-level inverter was developed from the seven-level inverter. It comprises a Single phase conventional H-bridge inverter, three switches, and three voltage sources. This H-bridge topology is significantly advantageous over other topologies, i.e., less power switch, power diodes, for inverters of the same number of levels. Proper switching of the inverter can produce fifteen output-voltage levels (V_{dc} , $6V_{dc}/7$, $5V_{dc}/7$, $4V_{dc}/7$, $3V_{dc}/7$, $2V_{dc}/7$, $V_{dc}/7, 0$, $-V_{dc}/7$, $-2V_{dc}/7$, $-3V_{dc}/7$, $-4V_{dc}/7$, $-5V_{dc}/7$, $-6V_{dc}/7$, $-V_{dc}$) from the dc supply voltage. The proposed inverter's operation can be divided into fifteen switching states, The required fifteen levels of output voltage were generated as follows.

- 1) Maximum positive output (V_{dc}): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal to ground. The switches $S1, S2, S3$ are ON the voltage applied to the load terminals is V_{dc} .
- 2) $6/7$ positive output ($6V_{dc}/7$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal to ground. The switches $S2, S3$ are ON the voltage applied to the load terminals is $6V_{dc}/7$.
- 3) $5/7$ Positive output ($5V_{dc}/7$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal to ground. The switches $S1, S3$ are ON the voltage applied to the load terminals is $5V_{dc}/7$.
- 4) $4/7$ Positive output ($4V_{dc}/7$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal to ground. The switches $S1$ is ON the voltage applied to the load terminals is $4V_{dc}/7$.

- ON and S2, S3 is OFF. The voltage applied to the load terminals is $4V_{dc}/7$.
- 5) $3/7$ Positive output ($3V_{dc}/7$): H1 is ON, connecting the load positive terminal to V_{dc} , and H2 is ON, connecting the load negative terminal to ground. The switches S1 is OFF and S2, S3 is ON. The voltage applied to the load terminals is $3V_{dc}/7$.
 - 6) $2/7$ Positive output ($2V_{dc}/7$): H1 is ON, connecting the load positive terminal to V_{dc} , and H2 is ON, connecting the load negative terminal to ground. The switches S2 is ON and S1, S3 is OFF. The voltage applied to the load terminals is $2V_{dc}/7$.
 - 7) $1/7$ Positive output ($1V_{dc}/7$): H1 is ON, connecting the load positive terminal to V_{dc} , and H2 is ON, connecting the load negative terminal to ground. The switches S3 is ON and S1, S2 is OFF. The voltage applied to the load terminals is $1V_{dc}/7$.
 - 8) Zero output: All the switches S1, S2, S3, H1, H2, H3, H4 are in OFF position.
 - 9) $1/7$ Negative output ($-1V_{dc}/7$): H3 is ON; connecting the load positive terminal to V_{dc} , and H4 is ON, connecting the load negative terminal to ground. The switches S3 is ON and S1, S2 is OFF. The voltage applied to the load terminals is $-1V_{dc}/7$.
 - 10) $2/7$ Negative output ($-2V_{dc}/7$): H3 is ON, connecting the load positive terminal to V_{dc} , and H4 is ON, connecting the load negative terminal to ground. The switches S2 is ON and S1, S3 is OFF. The voltage applied to the load terminals is $-2V_{dc}/7$.
 - 11) $3/7$ Negative output ($-3V_{dc}/7$): H3 is ON, connecting the load positive terminal to V_{dc} , and H4 is ON, connecting the load negative terminal to ground. The switches S1 is OFF and S2, S3 is ON. The voltage applied to the load terminals is $-3V_{dc}/7$.
 - 12) $4/7$ Negative output ($-4V_{dc}/7$): H3 is ON, connecting the load positive terminal to V_{dc} , and H4 is ON, connecting the load negative terminal to ground. The switches S1 is ON and S2, S3 is OFF. The voltage applied to the load terminals is $-4V_{dc}/7$.
 - 13) $5/7$ Negative output ($-5V_{dc}/7$): H3 is ON, connecting the load positive terminal to V_{dc} , and H4 is ON, connecting the load negative terminal to ground the switches S1, S3 are ON the voltage applied to the load terminals is $-5V_{dc}/7$.
 - 14) $6/7$ Negative output ($-6V_{dc}/7$): H3 is ON, connecting the load positive terminal to V_{dc} , and H4 is ON, connecting the load negative terminal to ground. The switches S2, S3 are ON the voltage applied to the load terminals is $-6V_{dc}/7$.
 - 15) Maximum Negative output ($-V_{dc}$): H3 is ON, connecting the load positive terminal to V_{dc} , and H4 is ON, connecting the load negative terminal to ground. The switches S1, S2, S3 are ON the voltage applied to the load terminals is $-V_{dc}$.




Fig. 1. Fifteen level inverter circuit diagram.

IV. PWM GENERATION

In this paper multi carrier pulse width modulation technique is used to generate the fifteen level output voltage. Seven equal amplitude carrier triangular signals with offset is compared with the sinusoidal reference signal. These PWM signals are given to the switches S1, S2, S3. Then the two sinusoidal signals having 180 degree displacement signals are compared with the carrier triangular signal, these PWM pulses are having dead band, it will avoid the shoot through problem between two devices. These PWM pulses are given to the single phase inverter circuit switches H1, H2, H3, and H4.

Voltage Level	S ₃	S ₂	S ₁	H ₁	H ₂	H ₃	H ₄
V_{dc}	ON	ON	ON	ON	ON	OFF	OFF
$6/7 V_{dc}$	ON	ON	OFF	ON	ON	OFF	OFF
$5/7 V_{dc}$	ON	OFF	ON	ON	ON	OFF	OFF
$4/7 V_{dc}$	ON	OFF	OFF	ON	ON	OFF	OFF
$3/7 V_{dc}$	OFF	ON	ON	ON	ON	OFF	OFF
$2/7 V_{dc}$	OFF	ON	OFF	ON	ON	OFF	OFF
$1/7 V_{dc}$	OFF	OFF	ON	ON	ON	OFF	OFF
0	OFF	OFF	OFF	OFF	OFF	OFF	OFF
$-1/7 V_{dc}$	OFF	OFF	ON	OFF	OFF	ON	ON
$-2/7 V_{dc}$	OFF	ON	OFF	OFF	OFF	ON	ON
$-3/7 V_{dc}$	OFF	ON	ON	OFF	OFF	ON	ON
$-4/7 V_{dc}$	ON	OFF	OFF	OFF	OFF	ON	ON
$-5/7 V_{dc}$	ON	OFF	ON	OFF	OFF	ON	ON
$-6/7 V_{dc}$	ON	ON	OFF	OFF	OFF	ON	ON
$-V_{dc}$	ON	ON	ON	OFF	OFF	ON	ON

Fig. 2. Switching sequence for 15 level inverter.

Here the switching device is MOSFET; as compared to IGBT the cost is low. The processor used here is FPGA (Field Programmable Gate Array). It's under the category of Very large scale integration system. In FPPA many of the pins are multiplexed pins. So we can use it as either input or output

pins. The operating speed of the Spartan 3E controller operating speed is much greater than Digital signal processors. These controllers are used to generate the PWM pulses to the fifteen level inverter. The switching sequence for fifteen level inverter is shown in the table. The PWM pulses are generated using the FPGA Spartan 3E controller.

V. SIMULATION AND EXPERIMENTAL RESULTS

Matlab Simulink simulated the proposed configuration before it was physically implemented in a prototype.




Fig. 3. Mat lab simulink model.




Fig. 4. Mat lab Simulink model for PWM generation.

The same amplitude with offset of seven carrier signal is compared with the sinusoidal reference signal and the PWM signal is generated.




Fig. 5. Mat lab Simulink model for Multi carrier PWM generation.

The figure shows the thirteen level inverter output voltage, current by using Mat lab simulation.




Fig. 6. Fifteen level inverter simulation output voltage.




Fig. 7. Fifteen level inverter simulation output current.




Fig. 8. Fifteen level inverter hardware output voltage.




Fig. 9. Experimental setup for the single phase Fifteen levels PWM inverter.

VI. THD RESULT

By using YOKOGAWA the harmonics result is analysed.




Fig. 10. THD Result for fifteen level inverter.




Fig. 11. THD bar chart for fifteen level inverter.

VII. THIRTEEN LEVEL OUTPUT VOLTAGE

By using the same hardware setup we can get the thirteen level output voltage. In multi carrier modulation technique six carrier signals are compared with the single reference signal is used to achieve the thirteen level output voltage. Proper switching of the inverter can produce thirteen output-voltage levels (V_{dc}, 5/6V_{dc}, 4/6V_{dc}, 3/6V_{dc}, 2/6V_{dc}, 1/6V_{dc}, 0, -5/6V_{dc}, -4/6V_{dc}, -3/6V_{dc}, -2/6V_{dc}, -1/6V_{dc}, -V_{dc}) from the dc supply voltage. A FPGA XILINS SPARTAN 3E is optimized the performance of the inverter. The THD level of this thirteen level inverter is 7.307 %.




Fig. 12. Thirteen level inverter hardware output voltage.




Fig. 13. Thirteen level inverter simulation output voltage.




Fig 14. Thirteen level inverter simulation output current.




Fig. 15. THD Result for thirteen level Inverter.




Fig. 16. THD bar chart for thirteen level Inverter.

VIII. CONCLUSIONS

Multilevel inverters offer improved output waveforms and lower THD. This paper has presented a novel PWM switching scheme for the proposed multilevel inverter. In this paper only one reference signal and is compared with a triangular wave signal to generate the PWM signals. Here there are three different DC voltage levels are used in this multi level inverters. So this method of configuration is known as asymmetrical cascaded inverter. By controlling the modulation index and different levels of DC voltages the fifteen levels of the output voltage's achieved. A FPGA XILINS SPARTAN 3E is optimized the performance of the inverter. The THD level of this fifteen level inverter is 5.270 %.

REFERENCES

- [1]. M. Calais and V. G. Agelidis, "Multilevel converters for single-phase grid connected photovoltaic systems—An overview," in *Proceeding IEEE International Symposium on Industrial Electronics*, vol. 1, pp. 224–229, 1998.
- [2]. S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid connected inverters for photovoltaic modules," *IEEE Transactions on Industry Applications*, vol. 41, no. 5, pp. 1292–1306, 2005.
- [3]. M. H. Rashid, *Power Electronics Circuits, Devices and Applications*, Prentice Hall India, Third Edition, New Delhi, 2004.
- [4]. N. A. Rahim, K. Chaniago, and J. Selvaraj, "Single phase seven level grid connected inverter for photo voltaic systems," in *IEEE transactions on Industrial Applications*, vol. 58, no. 6, 2011
- [5]. M. Saeedifard, R. Iravani, and J. Pou, "A space vector modulation strategy for a back-to-back five-level HVDC converter system," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 2, pp. 452–466, 2009.
- [6]. S. Alepuz, S. Busquets-Monge, J. Bordonau, J. A. M. Velasco, C. A. Silva, J. Pontt, and J. Rodriguez, "Control strategies based on symmetrical components for grid-connected converters under voltage dips," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 6, pp. 2162–2173, 2009.
- [7]. J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 4, pp. 724–738, 2002.
- [8]. E. Najafi and A. H. M. Yatim, "Design and Implementation of a new multilevel inverter topology," *IEEE Ind. Electron.*, vol. 59, no.11, 2012.
- [9]. L. M Tolbert, F. Z. Peng, and T. G Habelter, "Multilevel Converter for large electric drives," *IEEE Transactions on Industry Applications*, vol. 35, no. 1, pp. 36-44, 1999.

- [10]. Nakata, K. Nakamura, S. Ito, and K. Jinbo, "A three level traction inverter with IGBTs for EMU", in Conf. Rec. *IEEE IAS Annu.meeting*, vol. 1, pp. 667-672, 1994.
- [11]. A. Jidin, N. R. N. Idris, A. H. M. Yatim, T. Sutikno and E. Elbuluk, "An optimized switching strategy for quick dynamic torque control in DTC-hysteresis-based induction machines," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 8, pp. 3391-3400, 2011.
- [12]. K. Y. Lau, M. F. M. Yousof, S. N. M. Arshad, M. Anwari and A.H.M. Yatim, "Performance analysis of hybrid photovoltaic/diesel energy under Malaysian condition," *Journal of Energy*, vol. 35, no. 8, pp. 3245-3255, 2010.
- [13]. M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of sub multilevel inverters," *IEEE Trans. Power Electron*, vol. 28, no. 2, pp. 625-636, 2013.