

Single Phase Fifteen Level Inverter using Seven Switches towards THD Reduction

L. Vijay Anand¹, S. Vijayanand², E. Immanuvelbright³ ^{1, 2, 3}Erode Sengunthar Engineering College, Erode, Tamilnadu, India-538057</sup>

Email address: ¹vijay.21a@gmail.com, ²svijayanandme@gmail.com, ³bright.eib@gmail.com

Abstract— This paper proposes a single-phase fifteen-level inverter using seven switches, with a novel pulse width-modulated (PWM) control scheme. The Proposed multilevel inverter output voltage level increasing by using less number of switches driven by the multicarrier modulation techniques. The inverter is capable of producing fifteen levels of output-voltage (Vdc, 6Vdc/7, 5Vdc/7, 4Vdc/7, 3Vdc/7, 2Vdc/7, Vdc/7, -2Vdc/7, -2Vdc/7, -3Vdc/7, -5Vdc/7, -6Vdc/7, -Vdc) from the dc supply voltage. A digital multi carrier PWM algorithm was implemented in a Spartan 3E FPGA. The proposed system was verified through simulation and implemented in a prototype.

Keywords- Multilevel inverter; multi carrier modulation system; pulse width-modulation (PWM); total harmonic distortion (THD).

L INTRODUCTION

ultilevel inverters are promising; they have nearly sinusoidal output-voltage waveforms, Output current with better harmonic profile, less stressing of electronic components owing to decreased voltages, switching losses that are lower than those of conventional two-level inverters, a smaller filter size, and lower EMI, all of which make them cheaper, lighter, and more compact. Various topologies for multilevel inverters have been proposed over the years. Common ones are diode-clamped, flying capacitor or multi cell, cascaded H-bridge, and modified H-bridge multilevel. This paper recounts the development of one novel modified H-bridge single-phase multilevel inverter that has one diode embedded bidirectional switches and a novel pulse width modulated (PWM) technique.

MULTILEVEL INVERTER II.

Multilevel inverter is the generation of high voltage using lower voltage rating devices connected in series. Also it has the potential to get a high quality output voltage by producing multi output voltage levels. However it increases the number of switching devices and other components, which result in an increase of complexity problems and systems cost. Many multilevel inverter configurations have been researched to get a sinusoidal like output voltage wave with minimum circuit components. A multilevel inverter has several advantages over a conventional two level converter that uses high switching frequency pulse width modulation (PWM). The nice features of a multi level inverter can be briefly summarized as follows. Staircase waveform quality: Multilevel inverters not only can generate the output voltages with low distortion, but also can reduce the dv/dt stresses; therefore electromagnetic compatibility (EMC) problems can be reduced. Common mode voltage: Multilevel inverters produce small CM voltage, therefore the stress in the bearings of a motor connected to a multilevel motor drive can be reduced. Furthermore CM voltages can be eliminated by using advanced modulation technique. Input current: Multilevel inverters can draw input current with low distortion. Switching frequency: Multilevel

inverters can operate at both fundamental frequency and high switching frequency PWM. It should be noted that lower switching frequency means lower switching loss and higher efficiency. There are several multilevel converters are commercialized for high power applications such as Flexible AC transmission systems (FACTS) Controllers, HVDC, Train Traction, Automotive applications, renewable energy power conversion and transmission etc.

III. PROPOSED MULTILEVEL INVERTER TOPOLOGY

The proposed single-phase fifteen-level inverter was developed from the seven-level inverter. It comprises a Single phase conventional H-bridge inverter, three switches, and three voltage sources. This H-bridge topology is significantly advantageous over other topologies, i.e., less power switch, power diodes, for inverters of the same number of levels. Proper switching of the inverter can produce fifteen outputvoltage levels (Vdc, 6Vdc/7, 5Vdc/7, 4Vdc/7, 3Vdc/7, 2Vdc/7, Vdc/7,0, -Vdc/7, -2Vdc/7, -3Vdc/7, - 4Vdc/7, -5Vdc/7, -6Vdc/7, -Vdc) from the dc supply voltage. The proposed inverter's operation can be divided into fifteen switching states, The required fifteen levels of output voltage were generated as follows.

- 1) Maximum positive output (Vdc): H1 is ON, connecting the load positive terminal to Vdc, and H2 is ON, connecting the load negative terminal to ground. The switches S1, S2,S3 are ON the voltage applied to the load terminals is Vdc.
- 2) 6/7 positive output (6Vdc/7): H1 is ON, connecting the load positive terminal to Vdc, and H2 is ON, connecting the load negative terminal to ground. The switches S2,S3 are ON the voltage applied to the load terminals is 6Vdc/7.
- 3) 5/7 Positive output (5Vdc/7): H1 is ON, connecting the load positive terminal to Vdc, and H2 is ON, connecting the load negative terminal to ground. The switches S1,S3 are ON the voltage applied to the load terminals is 5Vdc/7.
- 4) .4/7 Positive output (4Vdc/7): H1 is ON, connecting the load positive terminal to Vdc, and H2 is ON, connecting the load negative terminal to ground. The switches S1 is



ON and S2, S3 is OFF. The voltage applied to the load terminals is 4Vdc/7.

- 5) 3/7Positive output (3Vdc/7): *H*1 is ON, connecting the load positive terminal to Vdc, and *H*2 is ON, connecting the load negative terminal to ground. The switches S1 is OFF and S2, S3 is ON. The voltage applied to the load terminals is 3Vdc/7.
- 6) 2/7 Positive output (2Vdc/7): *H*1 is ON, connecting the load positive terminal to Vdc, and *H*2 is ON, connecting the load negative terminal to ground. The switches S2 is ON and S1, S3 is OFF. The voltage applied to the load terminals is 2Vdc/7.
- 7) 1/7 Positive output (1Vdc/7): H1 is ON, connecting the load positive terminal to Vdc, and H2 is ON, connecting the load negative terminal to ground. The switches S3 is ON and S1, S2 is OFF. The voltage applied to the load terminals is 1Vdc/7.
- 8) Zero output: All the switches S1, S2, S3, H1, H2, H3,H4 are in OFF position.
- 9) 1/7 Negative output (-1Vdc/7): H3 is ON; connecting the load positive terminal to Vdc, and H4 is ON, connecting the load negative terminal to ground. The switches S3 is ON and S1, S2 is OFF. The voltage applied to the load terminals is -1Vdc/7.
- 10) 2/7 Negative output (-2Vdc/7): H3 is ON, connecting the load positive terminal to Vdc, and H4 is ON, connecting the load negative terminal to ground. The switches S2 is ON and S1, S3 is OFF. The voltage applied to the load terminals is -2Vdc/7.
- 11) 3/7 Negative output (-3Vdc/7): H3 is ON, connecting the load positive terminal to Vdc, and H4 is ON, connecting the load negative terminal to ground. The switches S1 is OFF and S2, S3 is ON. The voltage applied to the load terminals is -3Vdc/7.
- 12)4/7 Negative output (-4Vdc/7): H3 is ON, connecting the load positive terminal to Vdc, and H4 is ON, connecting the load negative terminal to ground. The switches S1 is ON and S2, S3 is OFF. The voltage applied to the load terminals is -4Vdc/7.
- 13) 5/7 Negative output (-5Vdc/7): H3 is ON, connecting the load positive terminal to Vdc, and H4 is ON, connecting the load negative terminal to ground the switches S1,S3 are ON the voltage applied to the load terminals is -5Vdc/7.
- 14) 6/7 Negative output (-6Vdc/7): H3 is ON, connecting the load positive terminal to Vdc, and H4 is ON, connecting the load negative terminal to ground. The switches S2,S3 are ON the voltage applied to the load terminals is -6Vdc/7.
- 15) Maximum Negative output (-Vdc): H3 is ON, connecting the load positive terminal to Vdc, and H4 is ON, connecting the load negative terminal to ground. The switches S1, S2, S3 are ON the voltage applied to the load terminals is -Vdc.



Fig. 1. Fifteen level inverter circuit diagram.

IV. PWM GENERATION

In this paper multi carrier pulse width modulation technique is used to generate the fifteen level output voltage. Seven equal amplitude carrier triangular signals with offset is compared with the sinusoidal reference signal. These PWM signals are given to the switches S1, S2, S3. Then the two sinusoidal signals having 180 degree displacement signals are compared with the carrier triangular signal, these PWM pulses are having dead band, it will avoid the shoot through problem between two devices. These PWM pulses are given to the single phase inverter circuit switches H1, H2, H3, and H4.

Voltage	S3	S2	S ₁	H	H ₂	H ₃	H
Level						Ĩ	
Vdc	ON	ON	ON	ON	ON	OFF	OFF
6/7V _{dc}	ON	ON	OFF	ON	ON	OFF	OFF
5/7 V _{dc}	ON	OFF	ON	ON	ON	OFF	OFF
4/7 V _{dc}	ON	OFF	OFF	ON	ON	OFF	OFF
$3/7 V_{dc}$	OFF	ON	ON	ON	ON	OFF	OFF
$2/7 V_{dc}$	OFF	ON	OFF	ON	ON	OFF	OFF
$1/7 V_{dc}$	OFF	OFF	ON	ON	ON	OFF	OFF
0	OFF	OFF	OFF	OFF	OFF	OFF	OFF
-1/7 V _{dc}	OFF	OFF	ON	OFF	OFF	ON	ON
-2/7 V _{dc}	OFF	ON	OFF	OFF	OFF	ON	ON
-3/7 V _{dc}	OFF	ON	ON	OFF	OFF	ON	ON
-4/7 V _{dc}	ON	OFF	OFF	OFF	OFF	ON	ON
-5/7 V _{dc}	ON	OFF	ON	OFF	OFF	ON	ON
-6/7V _{dc}	ON	ON	OFF	OFF	OFF	ON	ON
-V _{dc}	ON	ON	ON	OFF	OFF	ON	ON

Fig. 2. Switching sequence for 15 level inverter.

Here the switching device is MOSFET; as compared to IGBT the cost is low. The processor used here is FPGA (Field Programmable Gate Array). It's under the category of Very large scale integration system. In FPFA many of the pins are multiplexed pins. So we can use it as either input or output



pins. The operating speed of the Spartan 3E controller operating speed is much greater than Digital signal processors. These controllers are used to generate the PWM pulses to the fifteen level inverter. The switching sequence for fifteen level inverter is shown in the table. The PWM pulses are generated using the FPGA Spartan 3E controller.

V. SIMULATION AND EXPERIMENTAL RESULTS

Matlab Simulink simulated the proposed configuration before it was physically implemented in a prototype.



Fig. 3. Mat lab simulink model.



Fig. 4. Mat lab Simulink model for PWM generation.

The same amplitude with offset of seven carrier signal is compared with the sinusoidal reference signal and the PWM signal is generated.



Fig. 5.Mat lab Simulink model for Multi carrier PWM generation.

The figure shows the thirteen level inverter output voltage, current by using Mat lab simulation.



Fig. 6. Fifteen level inverter simulation output voltage.



Fig. 7. Fifteen level inverter simulation output current.





Fig. 8. Fifteen level inverter hardware output voltage.



Fig. 9. Experimental setup for the single phase Fifteen levels PWM inverter.



By using YOKOGAWA the harmonics result is analysed.

Normal Mode	Peak (01 02 03 04 11 12 13 14)ver USUG Sc ISIG AV	aling ■ 'G ■	Line Filte Freq Filte	nn r∎ Time r∎	teg: Reset	-: YOKOGAWA PLL1:UI 49.727 Hz PLL2:UI Error
Normal Mode rPLL1:U1 49.727 Hz rPLL2:11 Error Urns1 29.220 V Irns1 0.0000 A P1 -0.00 % S1 0.00 V/ Q1 0.00 V/ Q1 0.00 V/ Q1 0.00 V/ Q1 Error \$\$\vee\$1 Error \$\$\vee\$1 Error \$\$\vee\$1 bits 39.211 \$\$ Pthd1 10.815 \$\$ \$\$\vee\$1 bits 5.70 \$\$	Peak (11 112 13 162 13 112 13 163 0 r der 7 7 9 11 11 13 15 17 19 11 17 19 21 23 25 27 27 27 27 27 27 27 27 27 27	Over IMS ISIS Scale UI [V] 29.111 29.010 0.529 0.083 0.102 0.056 0.113 0.043 0.112 0.043 0.112 0.049 0.019 0.036 0.036 0.036	aling G 99.861 1.818 0.284 0.696 0.350 0.194 0.385 0.165 0.064 0.125 0.025	Line Filte Freq Filte dc 2 4 6 8 10 12 14 16 18 20 22 24 24 26 90	Image: Non-Stress of the stress of	hdf [%] -0.242 0.645 0.151 0.179 0.134 0.156 0.091 0.175 0.270 0.328 0.182 0.055 0.041 0.177	YCKOGAWA ◆ PL1:01 94.727 ML U2:11 First U2:11 First U3 30V U1 30V U1 30V U1 30V U2 56 Syne SrccII Element 2 0000 U2 56 Syne SrccII Element 3 000 U3 30V U3 30V U3 30V U3 30A Syne SrccII Element 4 0000 U4 10 Syne SrccII Element 5 0000 U4 500 U4 500 U5 600V U5 60V
1 1	29 31 33 35 37 39	0.009 0.058 0.023 0.045 0.033 0.040	0.030 0.198 0.079 0.155 0.112 0.136	30 32 34 36 38 40	0.052 0.047 0.018 0.067 0.055 0.030	0.180 0.180 0.160 0.061 0.232 0.187 0.104	Syne Sterilis Element 6 19891 U6 600V 16 5A Syne Sterilis 0012/04/06 44-E4-2E





VII. THIRTEEN LEVEL OUTPUT VOLTAGE

By using the same hardware setup we can get the thirteen level output voltage. In multi carrier modulation technique six carrier signals are compared with the single reference signal is used to achieve the thirteen level output voltage. Proper switching of the inverter can produce thirteen output-voltage levels (Vdc, 5/6Vdc, 4/6Vdc, 3/6Vdc, 2/6Vdc, 1/6Vdc, 0, -5/6Vdc, -4/6Vdc, -3/6Vdc, -2/6Vdc, -1/6Vdc,-Vdc) from the dc supply voltage. A FPGA XILINS SPARTAN 3E is optimized the performance of the inverter. The THD level of this thirteen level inverter is 7.307 %.



86





Fig. 13. Thirteen level inverter simulation output voltage.



Fig 14. Thirteen level inverter simulation output current.

Normal Mode		Peak (lver			In	teg: Reset	YOKOGAWA 🔶
		11 12 13 14 11 12 13 14	1516 Sc 1516 A\	aling∎ /G ■	Line Filter Freq Filter	n∎ Time ∎	;	PLL1:03 53.309 Hz PLL2:11 Error
		Order	U3 [V]	hdf[%]	Order	13 [A]	hdf[%]	CF:3
		Total	12.857		Total	0.0000		Element 1 HRM1
fPLL1:U	3 53.309 Hz	dc			dc			11 2A
fPLL2:1	1 Error	1	12.823	99.733	1 1	0.0000	15.209	Sync Src:11
		2	0.027	0.207	2	0.0000	18.328	Element 2 HRM1
Urms3	12.850 V	3	0.065	0.509	3	0.0000	1.832	U2 6V
lrms3	0.0000 A	4	0.031	0.240	4	0.0000	22.359	Sync Src:12
P3	-0.000 \	5	0.255	1.986	5	0.0000	0.915	Element 3 HRM1
\$3	0.000 VA	6	0.115	0.897	6	0.0000	4.694	U3 10V
Q3	0.000 var	7	0.106	0.826	7	0.0000	17.251	13 2A Syme Stretta
λ3	Error	8	0.059	0.461	8	0.0000	14.168	Oyne orcani
\$ 3	Error	9	0.062	0.481	9	0.0000	17.862	Element 4 HRM1
		10	0.037	0.291	10	0.0000	6.139	14 5A
Uthd3	7.307 %	11	0.537	4.173	11	0.0000	4.784	Sync Src:14
lthd3	98.837 %	12	0.069	0.541	12	0.0000	17.803	Element 5 HRH1
Pthd3	0.437 %	13	0.379	2.944	13	0.0000	15.287	U5 600V
Uthf3	7.438 %	14	0.055	0.428	14	0.0000	7.976	Sync Src:15
Ithf3	132.614 %	15	0.195	1.520	15	0.0000	5.638	Element 6 (HRM1)
Utif3	0 F	16	0.040	0.309	16 [0.0000	18.642	U6 600V
ltif3	0 F	17	0.293	2.277] 17 [0.0000	10.828	16 5A Sync Src/T6
hvf3	2.092 %	18	0.037	0.286	18[0.0000	8.596	Offic drate
hcf3	25.954 %	19	0.020	0.156	19[0.0000	17.666	
Kfact3	2.3713 k	20	0.026	0.204	20	0.0000	22.924	
▲PAGE ▼	3/11					<u>A</u> P/	KGE	
1 data 47 (E00-arc) 0 0010 (00 /07 40:00:00								

Fig. 15. THD Result for thirteen level Inverter.



VIII. CONCLUSIONS

Multilevel inverters offer improved output waveforms and lower THD. This paper has presented a novel PWM switching scheme for the proposed multilevel inverter. In this paper only one reference signal and is compared with a triangular wave signal to generate the PWM signals. Here there are three different DC voltage levels are used in this multi level inverters. So this method of configuration is known as asymmetrical cascaded inverter. By controlling the modulation index and different levels of DC voltages the fifteen levels of the output voltage's achieved. A FPGA XILINS SPARTAN 3E is optimized the performance of the inverter. The THD level of this fifteen level inverter is 5.270 %.

REFERENCES

- M. Calais and V. G. Agelidis, "Multilevel converters for single-phase grid connected photovoltaic systems—An overview," in *Proceeding IEEE International Symposium on Industrial Electronics*, vol. 1, pp. 224–229, 1998.
- [2]. S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid connected inverters for photovoltaic modules," *IEEE Transactions* on *Industry Applications*, vol. 41, no. 5, pp. 1292–1306, 2005.
- [3]. M. H. Rashid, *Power Electronics Circuits, Devices and Applications*, Prentice Hall India, Third Edition, New Delhi, 2004.
- [4]. N. A. Rahim, K. Chaniago, and J. Selvaraj, "Single phase seven level grid connected inverter for photo voltaic systems," in *IEEE transactions* on *Industrial Applications*, vol. 58, no. 6, 2011
- [5]. M. Saeedifard, R. Iravani, and J. Pou, "A space vector modulation strategy for a back-to-back five-level HVDC converter system," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 2, pp. 452–466, 2009.
- [6]. S. Alepuz, S. Busquets-Monge, J. Bordonau, J. A. M. Velasco, C. A. Silva, J. Pontt, and J. Rodríguez, "Control strategies based on symmetrical components for grid-connected converters under voltage dips," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 6, pp. 2162–2173, 2009.
- [7]. J. Rodríguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 4, pp. 724–738, 2002.
- [8]. E. Najafi and A. H. M. Yatim, "Design and Implementation of a new multilevel inverter topology," *IEEE Ind. Electron.*, vol. 59, no.11, 2012.
- [9]. L. M Tolbert, F. Z. Peng, and T. G Habelter, "Multilevel Converter for large electric drives," *IEEE Transactions on Industry Applications*, vol. 35, no. 1, pp. 36-44, 1999.



- [10]. Nakata, K. Nakamura, S. Ito, and K. Jinbo, "A three level traction inverter with IGBTs for EMU", in Conf. Rec. *IEEE IAS Annu.meeting*, vol. 1, pp. 667-672, 1994.
- [11]. A. Jidin, N. R. N. Idris, A. H. M. Yatim, T. Sutikno and E. Elbuluk, "An optimized switching strategy for quick dynamic torque control in DTChysteresis-based induction machines," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 8, pp. 3391-3400, 2011.
- [12]. K. Y. Lau, M. F. M. Yousof, S. N. M. Arshad, M. Anwari and A.H.M. Yatim, "Performance analysis of hybrid photovoltaic/diesel energy under Malaysian condition," *Journal of Energy*, vol. 35, no. 8, pp. 3245-3255, 2010.
- [13]. M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of sub multilevel inverters," *IEEE Trans. Power Electron*, vol. 28, no. 2, pp. 625-636, 2013.