Fabrication and Characterization of Ge Based Nano MOS Capacitor

Rakesh Prasher ¹, Rakesh Vaid ²
¹Bharhga college of Engineering and Technology, Samba, India-184121
²Department of Physics and Electronics, University of Jammu, Jammu, India
Email address: ¹prasher.rakesh@gmail.com, ²rakeshvaid@ieee.org

Abstract—In the beginning of 21ˢᵗ century, many new electronic materials have been explored and incorporated into silicon CMOS transistors for enhancing their device performance and energy-efficiency. Beside silicon, germanium is another interesting candidate for nanoscale CMOS technology as it offers the mobility for electrons and holes exactly two and four times relative to Silicon. However, many issues still need to be addressed before Ge can be implemented in high-performance field-effect-transistor (FET) devices. One of the key issues is to provide a high-quality interfacial layer. In this paper various methods for Ge surface passivation (e.g. surface oxidation and nitridation), various high-κ dielectrics materials, and deposition methods have been examined to attain proper interfacial properties. Further, fabrication and characterization of MOSCAP structures such as Al/HfO₂/Ge has been presented. The deposition of HfO₂ on Ge substrate has been studied using atomic layer deposition (ALD) Different characterization techniques have been used to analyze these gate stack structures for the calculation of equivalent oxide thickness (EOT), dielectric constant (k), and interface trap density (D_it). Ge MOS capacitors were successfully fabricated by depositing thin film of hafnia by ALD methods. The leakage current density, C–V hysteresis, charge trapping and interface state density can be significantly reduced by the surface nitridation of the Ge and also inhibits the formation of interfacial layer.

Keywords—MOS capacitor; Surface passivation; Dielectric constant; EOT.

I. INTRODUCTION

Today, the modern human society is becoming comfortable for high technology electronic products such as personal computer, mobile phones, video game machines, digital cameras, and human-like robots etc. by making use of ultra large scale integration (ULSI) technology. The silicon metal oxide semiconductor field effect transistor (MOSFET) has been the most essential building block of current ULSI integrated circuits (ICs) since its invention in the 1960s. The performance of silicon ULSI depends on the capability of the MOSFET, especially the processing speed and electrical power dissipation which are hanged on its geometrical size. The semiconductor industry has been loyally following Moore’s law to regularly improve the performance and intricacies of ICs [1]. However, as silicon begins to reach its fundamental limits, even greater barriers need to be overcome where the use of more novel materials and device structures may be needed to continue CMOS scaling. Possessing extraordinary qualities such as low leakage current, low interface state density and good thermal stability, silicon (Si) has been used in MOS technology for many decades [2]. As per Moore’s law, achieving high device density and faster switching speed will cause transistor gate length to shrink and reach around 7-5 nm by year 2020-2022. This results in dwindling of gate length and gate oxide thickness to 1 nm and ultimate oxide scaling down to EOT (Equivalent oxide thickness) of approximately 0.5 nm is required [3].

Recently, many new electronic materials have been explored and incorporated into silicon CMOS transistors. As this trend continues, it is expected that most of the non silicon materials will substitute silicon as the ultimate transistor channel material [4]. To review the physical limits, microelectronics revolution has followed the non-silicon technology due to the possession of their excellent carrier transport properties, including carbon-based semiconductors such as carbon nanotubes [5], [6], graphene [7], [8], germanium (Ge) [9], [10] and III-V compound semiconductors [11], [12]. High mobility channel materials such as Ge and III-V compounds offer a potential solution to meet the power and performance specifications of future CMOS nodes. Beside silicon, germanium is an interesting candidate for nanoscale CMOS technology as it offers the mobility for electrons and holes exactly two and four times relative to Silicon. Reported room temperature hole mobility in a 7.5 nm thick Ge quantum well has exceeded 2500 cm²/V-sec [13]. High performance, n and p-channel Ge MOSFETs has been reported [14-19]. These alternate channel materials can enhance channel mobility beyond the physical limits of Si based MOS devices [20].

During the past years, many approaches have been examined to passivate the Ge surface. Surface nitridation of Ge was an early attempt, since GeOₓ was usually considered as a poor and unstable oxide. Epitaxial Si passivation of Ge surfaces has been well established and high performances were demonstrated for p-MOSFET devices. S passivation was effective for III-V compound semiconductors and was also investigated for Ge. Recently, GeO₂ interfacial layer (IL) exhibit promising properties as well. We will review those passivation methods and summarize the results from the existing literature. Many high-κ oxides have been comprehensively studied as a possible replacement for conventional SiO₂ such as Al₂O₃ [21-22], HfO₂ [23], TiO₂ [24], CeO₂ [25], LaAlO₃ [26], HfSiO [27], ZrO₂ [28]. The deposition of a high-κ dielectric can be achieved by various methods, including physical vapor deposition (PVD), molecular beam deposition (MBD) [29], chemical vapor...
deposition (CVD), and atomic layer deposition (ALD) (thermal and plasma). Among these techniques, ALD received great interest due to its intrinsic self terminated growth nature. ALD is a cyclic deposition process that consists of sequential self-limited surface adsorption and reaction. It provides precise thickness control at the atomic level, which makes it the dominant deposition technique for high-\(k\) dielectrics in current MOS devices.

Among these high-\(k\) materials, \(\text{HfO}_2\) has been identified as promising candidate to meet the scaling requirements because of its high dielectric constant (20-25), high band gap (5.8 eV), superior thermal stability with silicon, low density of interface states and good electrical reliability. In order to obtain good electrical properties, a thin EOT and a thermally stable oxide layer, the fabrication of high \(k/\text{Ge}\) gate stacks have been reported due to the higher mobility of Ge. It has been seen that the interface layer between high-\(k\) dielectric film and Ge is much thinner than that between Si and a high-\(k\) dielectric film.

The formation of \(\text{GeO}_2\) on Ge was the biggest hindrance during the past few years for the fabrication of CMOS devices. There is also the problem of diffusion of Ge into \(\text{HfO}_2\) which causes device instability, high interface state density \(D_{it}\) and mobility degradation. Thus, in order to suppress the intrinsic GeO behavior, the nitridation of \(\text{GeO}_2\) (GeON) is required. In order to improve these parameters further, nitridation of \(\text{GeO}_2\) i.e., GeON IL has been suggested for enhancing its electrical properties. In this work, high \(k\) \(\text{HfO}_2\) films have been deposited on two different ILs (\(\text{GeO}_2\) and GeON) for Ge gate stacks by ALD with thickness of 9.77 nm. The thickness of film was evaluated by Spectroscopic Ellipsometer (SE) and Filmetrics Reflectometer whereas the states of the elements and chemical compositions of the films were studied by X-ray Photoelectron Spectroscopy (XPS). High-frequency Capacitance-Voltage (C-V), Conductance-Voltage (G-V) and Current-Voltage (I-V) measurements were used to obtain the electrical properties of the \(\text{Al}/\text{HfO}_2/\text{Ge}\) MOS capacitor.

II. EXPERIMENTAL DETAILS AND FABRICATED STRUCTURE

2" p-type Ge wafers having orientation <100> and 1-10 \(\Omega\)-cm resistivity were used as substrates. Germanium dioxide (\(\text{GeO}_2\)) and germanium oxynitride (GeON) were used as surface passivation layers prior to the \(\text{HfO}_2\) dielectric deposition. For surface nitridation, the initial oxide present on the Ge substrate was removed using a cyclic rinsing of acetone, IPA and de-ionized water followed by a rinse in 5:1 HF solution three times for 30 sec each and then blown dry in \(\text{N}_2\) gas. ANNEALSYS AS-ONE 150 RTP system was used for oxidation and nitridation of these samples for 3 minutes at 400°C in \(\text{O}_2\) and 600 °C in \(\text{NH}_3\) ambient respectively. After the surface passivations, the Ge wafers were immediately transferred to a high vacuum ALD system (Nanotech Fiji 200) and deposition of \(\text{HfO}_2\) was performed at 200°C using alternating surface-saturating reactions of \(\text{HfCl}_4\) and \(\text{H}_2\text{O}\) precursors. Each precursor was pulsed for 2 second and \(\text{N}_2\) purging was done for 30 seconds after \(\text{H}_2\text{O}\) and 60 seconds for \(\text{HfCl}_4\) pulse.

![Fabrication process flow for Al/HfO2/ILs/Ge p-MOS capacitor.](image)

The thickness of \(\text{HfO}_2\) was found to be about 9.77 nm as measured by an ellipsometer (SE 800) and filmetrics reflectometer. After that, a 1000 Å thick layer of aluminum (Al) was deposited using thermal evaporator-Al system through a shadow mask to pattern the capacitor electrode on the top hafnia layer to fabricate MOS capacitor structure for electrical properties measurements. Before the back contact formation, the buffered hydrofluoric acid (BHF) followed by three times rinsed in de-ionized water was used to remove the...

---

native oxides. By thermally evaporating Al metal, an ohmic contact was formed on the backside of Ge substrate to form MOS capacitor. Finally, forming gas anneal (FGA) at 420 °C for 20 minutes using 96% N₂ and 4% H₂ ambient was performed with the fabricated Al/HfO₂/ILs/Ge MOSCAP structure. X-Ray photoelectron spectroscopy (XPS) was used to analyze the states of the elements and chemical compositions. C-V, G-V and I-V measurements of fabricated MOS structures were performed to extract various electrical parameters using electrical characterization tool (VEGA). The complete process flow of Al/HfO₂/ILs/Ge p-MOS capacitor fabrication is illustrated in fig. 2 and schematic of the Al/HfO₂/ILs/Ge p-MOS capacitor is shown in fig. 3.

III. RESULTS AND DISCUSSION

In this paper, the effect of interfacial layers between HfO₂ and Ge on the physical as well as electrical characteristics of Al/HfO₂/ILs/Ge p-MOS capacitor has been discussed. We used oxidation for 3 minutes at 400°C in O₂ ambient and nitridation for 3 minutes at 600 °C in NH₃ ambient for surface passivation. Further the effect of forming gas annealing has also been discussed.

Thickness of HfO₂ Layer

The thickness of the HfO₂ film was found to be 9.77 nm measured using variable angle spectroscopic ellipsometry and also by the filmetrics Reflectometer for the confirmation of the exact value. The thickness was calculated by taking the mean of all the values from both the methods. The refractive index for the deposited films was found to be in the range 2.12 - 2.42. The equivalent oxide thickness (EOT) with GeON as IL has been found to be 3.23 nm while with GeO₂ as IL, the value of EOT found was 3.67 nm. These EOT values were determined using physical thickness of HfO₂ layer and dielectric constant calculated from the capacitance voltage (CV) measurements.

X-Ray Spectroscopy

In fig. 5, the sample presents two Ge3d peaks at 28eV and 31eV and Ge3d XPS spectrum obtained from GeO₂ grown at 400°C displays the presence of bonded oxygen in the state (sub-peak with 3.2 eV shift in binding energy from Ge3d peak) which confirmed the growth of GeO₂ as the initial dielectric. The shifting of sub-peak towards the lower binding energy shows the presence of nitrogen atoms due to the nitridation of GeO₂ and changes in its chemical state converting it into GeON. Fig. 5 shows the XPS depth profile of 9.77 nm thick HfO₂ dielectric material on Ge substrate. In Fig. 4 (d), when sample was scanned from the top, it displays two peaks at 16 eV and 17.7 eV which correspond to Hf4f peaks. On increasing the sputter depth, Ge3d region shows the presence of Ge-O, Ge-O and GeON peaks from the Ge substrate and confirmed the existence of Oxygen and Nitrogen atoms in the HfO₂/Ge interlayer. O1s peak was detected at 529.25 eV as shown in figure 5 (b) and two peaks of N1s at 396.25 eV and 399.5 eV were also detected as shown in figure 5 (c) from the sample of HfO₂/GeON/Ge stack. These peaks suggest the formation of germinate of hafnium (HfGeO₃/HfGeON).

![Graph](image)

**Fig. 4.** XPS spectra of Ge3d for GeO₂ and GeON.

![Graph](image)

**Fig. 5.** (a) Ge3d (b) O1s (c) N1s and Hf4f XPS depth profile of 9.77 nm HfO₂ dielectric on Ge substrate.

Effect of Interfacial Layers (ILs) on Electrical Characteristics

The normalized capacitance–voltage (C-V) curves for Al/HfO₂/Ge p-MOS MOS capacitors for different interfacial layers at a frequency of 100 Khz were measured to verify the dielectric behavior of HfO₂ films. C-V characteristics of the devices with as ALD-deposited 9.77 nm HfO₂ film and GeO₂/GeON ILs between HfO₂ and Ge substrate demonstrate typical MOS capacitor behavior. Comparison of C–V characteristics of MOSCAPs with Al/HfO₂/Ge stack for two interfacial layers (ILs) with controlled sample is shown in fig. 6. As shown in this figure, the dc gate bias voltage was swept from a negative voltage to a positive voltage and then returned to the initial value (-3V to 1V). There occurs a positive shift for the flat band voltage with the increase in the annealing.
temperature. Both interfacial layered HfO2/Ge stack shows better curves than controlled sample because of the improvement of interfacial trap density by the interfacial layer. For HfO2/GeON IL/Ge stack, a reduction in hysteresis window is seen as the traps have experienced an effective suppression. In accumulation region of C-V curve, the accumulation capacitance is observed to be increased in the HfO2/RTN GeON IL/Ge stack because of the improvement of interfacial trap density (\(D_o\)) of the interfacial layer. Leakage is clearly visible in accumulation region in case of controlled sample which means as deposited HfO2 layer is due to trap charges. The value of dielectric constant (k) of the HfO2 was extracted from the accumulation region of C-V curve in fig. 5. The calculated value of dielectric constant for HfO2/RTN GeON GeON IL sample is fund to be 13. The lower dielectric constant may be due to presence of trap charges in the film that decides the quality of the film. In this Figure, flat band voltage \(V_{fb}\) shifted toward the negative voltage has been observed for interfacial layers stack and was due to the existence of the positive effective oxide charge (\(Q_{ox}\)) in the GeO2/GeON ILs and HfO2. Calculated value of \(Q_{ox}\) in our work for three different samples of RTN GeON, RTO GeO2 ILs and controlled sample are 16.92x10^{12} cm^{-2}, 17.55x10^{12} cm^{-2}, 11.5x10^{11} cm^{-2}.

The effect of interfacial layers on interface trap density (\(D_o\)) & effective oxide charges (\(Q_{ox}\)) has been listed in table 1. The value of \(D_o\) of the HfO2 was extracted from the accumulation region of C-V curve in fig. 6 and inversion region of G-V curve. The calculated values are 19.282 x10^{13}, 2.53x10^{13} and 0.63x10^{12} eV^{-1} cm^{-2} for controlled (HfO2/Ge), HfO2/GeO2/Ge & HfO2/GeON/Ge samples respectively. It has been observed that a lower \(D_o\) and less EOT were achieved for HfO2/GeON/Ge sample, which helps in the improvement of leakage current of the device. It clearly shows that HfO2/GeON/Ge sample leads to significant reduction in the \(D_o\) at the expense of a slight increase in \(Q_{ox}\). The computed values of hysteresis from capacitance–voltage characteristics for each sample are given in table 1. This significant shift in C-V hysteresis for GeON and GeO2 ILs samples as compared to controlled sample indicates the improvement in dielectric layer, reduction in equivalent oxide thickness (EOT), reduction in interface trap density (\(D_o\)), reduction in fixed oxide charges or effective oxide charges (\(Q_{ox}\)). These properties decide the quality of the MOS capacitor. From this table it is concluded that the Al/HfO2/Ge p-MOS capacitor with very small C–V hysteresis and low gate leakage has been achieved with GeON interfacial layer.

### Table 1. Key properties of different gate stack for Al/HfO2/Ge p-MOS Capacitor.

<table>
<thead>
<tr>
<th>Dielectric properties</th>
<th>Controlled sample</th>
<th>RTO GeO2/HfO2</th>
<th>RTN GeON/HfO2</th>
</tr>
</thead>
<tbody>
<tr>
<td>(D_o) (eV cm^{-2})</td>
<td>1.92x10^{13}</td>
<td>2.53x10^{13}</td>
<td>6.3x10^{13}</td>
</tr>
<tr>
<td>Thermal stability</td>
<td>Stable</td>
<td>Unstable</td>
<td>Stable</td>
</tr>
<tr>
<td>Dielectric constant</td>
<td>11.6</td>
<td>11.4</td>
<td>13</td>
</tr>
<tr>
<td>(Q_{ox}) (cm^{-2})</td>
<td>1.15x10^{12}</td>
<td>1.75x10^{12}</td>
<td>1.69x10^{13}</td>
</tr>
<tr>
<td>EOT (nm)</td>
<td>3.27</td>
<td>3.67</td>
<td>3.23</td>
</tr>
</tbody>
</table>

## IV. CONCLUSION

Thin film of hafnia with thickness of 9.77 nm was successfully deposited on n-type Ge substrate by ALD method. Physical and electrical characterization of the HfO2 thin film MOS capacitor with FGA at 420 °C temperature has been studied. Thickness of hafnia is determined by ellipsometer and profilometer. This study suggested that before deposition of HfO2 on Ge, surface must be mandatory which help us in improvement of overall nano device performance.

### ACKNOWLEDGMENT

The authors acknowledge the CEN, IIT Bombay under INUP scheme which have been sponsored by DIT, MIT, and Government of India for funding and providing us the facilities of fabrication and characterizations.

### REFERENCES


